IIT Hyderabad Recruitment 2026 for 3 Analog Layout Engineer Posts
January 22, 2026
Indian Institute of Technology Hyderabad (IITH) has announced the recruitment of 3 Analog Layout Engineers on a full-time contractual basis under an R&D project at DARMIC LAB. This opportunity is ideal for freshers or early-career professionals with a B.Tech in Electronics and Communication Engineering (ECE) who are skilled in analog layout techniques and design verification tools. The selected candidates will play a key role in delivering custom analog layouts for IPs like PLLs, ADCs, DACs, and voltage references, while collaborating with circuit designers and verification teams. The position offers hands-on experience in industry-grade design tools like Cadence Virtuoso and Mentor Graphics, making it a valuable opening for those aiming to build a career in VLSI or semiconductor design.